

Lab 4: SSD FTL

Peiyu Liu

January 20, 2025

1 Result

To verify the correctness of our FAST mapping implementation, we tested four traces (*case*, *exchange*, *homes*, and *ikki*). Figure 1 compares the SSD instruction latency between the FAST mapping and the page-level mapping implemented in the simulator.




Figure 1: Page-level mapping v.s. FAST mapping